Compare commits

..

No commits in common. "master" and "0.2" have entirely different histories.
master ... 0.2

2 changed files with 1006 additions and 962 deletions

File diff suppressed because it is too large Load diff

View file

@ -1,4 +1,4 @@
update=Wed 22 Dec 2021 14:51:30 CET update=Sat 27 Nov 2021 14:25:53 CET
version=1 version=1
last_client=kicad last_client=kicad
[general] [general]
@ -28,9 +28,8 @@ MinViaDrill=0.3
MinMicroViaDiameter=0.2 MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999 MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25 MinHoleToHole=0.25
TrackWidth1=0.3 TrackWidth1=0.25
TrackWidth2=0.3 TrackWidth2=0.5
TrackWidth3=0.5
ViaDiameter1=0.8 ViaDiameter1=0.8
ViaDrill1=0.4 ViaDrill1=0.4
dPairWidth1=0.2 dPairWidth1=0.2
@ -229,8 +228,8 @@ Enabled=0
[pcbnew/Netclasses] [pcbnew/Netclasses]
[pcbnew/Netclasses/Default] [pcbnew/Netclasses/Default]
Name=Default Name=Default
Clearance=0.3 Clearance=0.2
TrackWidth=0.3 TrackWidth=0.25
ViaDiameter=0.8 ViaDiameter=0.8
ViaDrill=0.4 ViaDrill=0.4
uViaDiameter=0.3 uViaDiameter=0.3
@ -238,13 +237,3 @@ uViaDrill=0.1
dPairWidth=0.2 dPairWidth=0.2
dPairGap=0.25 dPairGap=0.25
dPairViaGap=0.25 dPairViaGap=0.25
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1