feat: redesign pcb, add resistors and capacitors

This commit is contained in:
s3lph 2024-12-21 22:43:50 +01:00
parent 7f11c5237a
commit a07dfab533
Signed by: s3lph
GPG key ID: 0AA29A52FB33CFB5
4 changed files with 10399 additions and 3753 deletions

View file

@ -67,16 +67,6 @@
)
)
(attr through_hole)
(fp_line
(start 0.635 -2.54)
(end 14.605 -2.54)
(stroke
(width 0.15)
(type default)
)
(layer "F.SilkS")
(uuid "e8dddd28-a851-47fe-bb55-04417c81b483")
)
(fp_line
(start 0.635 17.78)
(end 14.605 17.78)
@ -87,8 +77,18 @@
(layer "F.SilkS")
(uuid "12f06d21-a7c9-4925-812b-156956488a52")
)
(fp_line
(start 1.27 -2.54)
(end 14.605 -2.54)
(stroke
(width 0.15)
(type default)
)
(layer "F.SilkS")
(uuid "e8dddd28-a851-47fe-bb55-04417c81b483")
)
(fp_rect
(start 3.175 -4.445)
(start 3.175 -2.54)
(end 12.065 2.54)
(stroke
(width 0.15)
@ -98,17 +98,6 @@
(layer "F.SilkS")
(uuid "da851433-b1ae-4300-9830-67624e3aa733")
)
(fp_arc
(start -0.635 -1.27)
(mid -0.263026 -2.168026)
(end 0.635 -2.54)
(stroke
(width 0.15)
(type default)
)
(layer "F.SilkS")
(uuid "e86c46c1-8052-43c8-b1a7-dada864414f9")
)
(fp_arc
(start 0.635 17.78)
(mid -0.263026 17.408026)
@ -144,7 +133,7 @@
)
(fp_poly
(pts
(xy -1.778 0) (xy -2.54 0.635) (xy -2.54 -0.635)
(xy 0 -1.27) (xy -0.635 -2.032) (xy 0.635 -2.032)
)
(stroke
(width 0.15)
@ -178,112 +167,112 @@
)
(pad "1" thru_hole rect
(at 0 0)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "33034c34-91a9-4d76-91bb-24a359afafe7")
)
(pad "2" thru_hole circle
(at 0 2.54)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "d9335d51-2366-439c-b854-07fbac20a77c")
)
(pad "3" thru_hole circle
(at 0 5.08)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "4c87a941-f16d-46ed-bfb0-cba9f2df65db")
)
(pad "4" thru_hole circle
(at 0 7.62)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "f3662192-7f5b-49e9-ab60-660f5e640bd7")
)
(pad "5" thru_hole circle
(at 0 10.16)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "3a8fb790-57fe-47fa-8d85-5583145d7b78")
)
(pad "6" thru_hole circle
(at 0 12.7)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "3bb583df-6fa0-4b25-9abe-3dd1361d0250")
)
(pad "7" thru_hole circle
(at 0 15.24)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "8dfd91d7-bf19-45c1-b96d-ddefcc956485")
)
(pad "8" thru_hole circle
(at 15.24 15.24)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "b98977c1-4bab-4b4a-b452-5e401f15e282")
)
(pad "9" thru_hole circle
(at 15.24 12.7)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "dc5d862b-e345-43c6-8ff0-f931d4d2de18")
)
(pad "10" thru_hole circle
(at 15.24 10.16)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "905b8259-034a-4455-9eec-97364e0342c4")
)
(pad "11" thru_hole circle
(at 15.24 7.62)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "557aa2bf-dda6-4abb-9637-dd54806afa5c")
)
(pad "12" thru_hole circle
(at 15.24 5.08)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "4c3a21a8-d750-4d89-b161-07780d153adb")
)
(pad "13" thru_hole circle
(at 15.24 2.54)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "2de18c37-3f55-48bf-9230-bd0785b74ba8")
)
(pad "14" thru_hole circle
(at 15.24 0)
(size 1.524 1.524)
(drill 0.762)
(size 1.8 1.8)
(drill 1)
(layers "*.Cu" "*.Mask")
(remove_unused_layers no)
(uuid "8b54e012-91e3-4485-8af4-4030e615fa8e")

File diff suppressed because it is too large Load diff

File diff suppressed because it is too large Load diff

View file

@ -131,7 +131,7 @@
"min_track_width": 0.0,
"min_via_annular_width": 0.1,
"min_via_diameter": 0.5,
"solder_mask_to_copper_clearance": 0.0,
"solder_mask_to_copper_clearance": 0.005,
"use_height_for_length_calcs": true
},
"teardrop_options": [