Added schematics and PCB

This commit is contained in:
Gregor Riepl 2020-12-02 11:37:17 +01:00
parent c6fecb12f2
commit 32dc77c4d4
4 changed files with 4889 additions and 0 deletions

208
badge-cache.lib Normal file
View file

@ -0,0 +1,208 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_AVR-ISP-6
#
DEF Connector_AVR-ISP-6 J 0 40 Y Y 1 F N
F0 "J" -250 450 50 H V L CNN
F1 "Connector_AVR-ISP-6" 0 450 50 H V L CNN
F2 "" -250 50 50 V I C CNN
F3 "" -1275 -550 50 H I C CNN
$FPLIST
IDC?Header*2x03*
Pin?Header*2x03*
$ENDFPLIST
DRAW
S -105 -270 -95 -300 0 1 0 N
S -105 400 -95 370 0 1 0 N
S 300 -95 270 -105 0 1 0 N
S 300 5 270 -5 0 1 0 N
S 300 105 270 95 0 1 0 N
S 300 205 270 195 0 1 0 N
S 300 400 -300 -300 0 1 10 f
X MISO 1 400 200 100 L 50 50 1 1 P
X VCC 2 -100 500 100 D 50 50 1 1 P
X SCK 3 400 0 100 L 50 50 1 1 P
X MOSI 4 400 100 100 L 50 50 1 1 P
X ~RST 5 400 -100 100 L 50 50 1 1 P
X GND 6 -100 -400 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Battery
#
DEF Device_Battery BT 0 0 N N 1 F N
F0 "BT" 100 100 50 H V L CNN
F1 "Device_Battery" 100 0 50 H V L CNN
F2 "" 0 60 50 V I C CNN
F3 "" 0 60 50 V I C CNN
DRAW
S -80 -55 80 -65 0 1 0 F
S -80 70 80 60 0 1 0 F
S -52 -78 50 -98 0 1 0 F
S -52 47 50 27 0 1 0 F
P 2 0 1 0 0 -60 0 -50 N
P 2 0 1 0 0 -40 0 -30 N
P 2 0 1 0 0 -20 0 -10 N
P 2 0 1 0 0 0 0 10 N
P 2 0 1 0 0 20 0 30 N
P 2 0 1 0 0 70 0 100 N
P 2 0 1 10 10 105 50 105 N
P 2 0 1 10 30 125 30 85 N
X + 1 0 200 100 D 50 50 1 1 P
X - 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
LED*
LED_SMD:*
LED_THT:*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 -50 -50 50 N
P 2 0 1 0 -50 0 50 0 N
P 4 0 1 10 50 -50 50 50 -50 0 50 -50 N
P 5 0 1 0 -120 -30 -180 -90 -150 -90 -180 -90 -180 -60 N
P 5 0 1 0 -70 -30 -130 -90 -100 -90 -130 -90 -130 -60 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_Microchip_ATtiny_ATtiny13A-PU
#
DEF MCU_Microchip_ATtiny_ATtiny13A-PU U 0 20 Y Y 1 F N
F0 "U" -500 550 50 H V L BNN
F1 "MCU_Microchip_ATtiny_ATtiny13A-PU" 100 -550 50 H V L TNN
F2 "Package_DIP:DIP-8_W7.62mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
ALIAS ATtiny13-20PU ATtiny13A-PU
$FPLIST
DIP*W7.62mm*
$ENDFPLIST
DRAW
S -500 -500 500 500 0 1 10 f
X ~RESET~/PB5 1 600 -200 100 L 50 50 1 1 B
X PB3 2 600 0 100 L 50 50 1 1 B
X PB4 3 600 -100 100 L 50 50 1 1 B
X GND 4 0 -600 100 U 50 50 1 1 W
X PB0 5 600 300 100 L 50 50 1 1 B
X PB1 6 600 200 100 L 50 50 1 1 B
X PB2 7 600 100 100 L 50 50 1 1 B
X VCC 8 0 600 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# Switch_SW_Push
#
DEF Switch_SW_Push SW 0 40 N N 1 F N
F0 "SW" 50 100 50 H V L CNN
F1 "Switch_SW_Push" 0 -60 50 H V C CNN
F2 "" 0 200 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
C -80 0 20 0 1 0 N
C 80 0 20 0 1 0 N
P 2 0 1 0 0 50 0 120 N
P 2 0 1 0 100 50 -100 50 N
X 1 1 -200 0 100 R 50 50 0 1 P
X 2 2 200 0 100 L 50 50 0 1 P
ENDDRAW
ENDDEF
#
# Transistor_BJT_BC337
#
DEF Transistor_BJT_BC337 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_BJT_BC337" 200 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS BC546 BC548 BC549 BC550 BC337 BC338
$FPLIST
TO?92*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 1 1 I
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_VCC
#
DEF power_VCC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_VCC" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VCC 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

3266
badge.kicad_pcb Normal file

File diff suppressed because it is too large Load diff

33
badge.pro Normal file
View file

@ -0,0 +1,33 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]

1382
badge.sch Normal file

File diff suppressed because it is too large Load diff