Removed planes for print

This commit is contained in:
Gregor Riepl 2020-06-07 01:11:11 +02:00
parent a02e2c9a93
commit 7b4587f533
3 changed files with 2881 additions and 3455 deletions

File diff suppressed because it is too large Load diff

View file

@ -1,4 +1,4 @@
update=Mon 01 Jun 2020 20:53:09 CEST update=Wed 03 Jun 2020 20:19:57 CEST
version=1 version=1
last_client=kicad last_client=kicad
[general] [general]
@ -38,10 +38,15 @@ MinViaDrill=0.3
MinMicroViaDiameter=0.2 MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999 MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25 MinHoleToHole=0.25
TrackWidth1=0.25 TrackWidth1=0.4
TrackWidth2=0.5 TrackWidth2=0.5
TrackWidth3=0.8
ViaDiameter1=0.8 ViaDiameter1=0.8
ViaDrill1=0.4 ViaDrill1=0.4
ViaDiameter2=0.8
ViaDrill2=0.4
ViaDiameter3=1
ViaDrill3=0.5
dPairWidth1=0.2 dPairWidth1=0.2
dPairGap1=0.25 dPairGap1=0.25
dPairViaGap1=0.25 dPairViaGap1=0.25
@ -238,8 +243,8 @@ Enabled=0
[pcbnew/Netclasses] [pcbnew/Netclasses]
[pcbnew/Netclasses/Default] [pcbnew/Netclasses/Default]
Name=Default Name=Default
Clearance=0.2 Clearance=0.1
TrackWidth=0.25 TrackWidth=0.4
ViaDiameter=0.8 ViaDiameter=0.8
ViaDrill=0.4 ViaDrill=0.4
uViaDiameter=0.3 uViaDiameter=0.3
@ -249,10 +254,10 @@ dPairGap=0.25
dPairViaGap=0.25 dPairViaGap=0.25
[pcbnew/Netclasses/1] [pcbnew/Netclasses/1]
Name=Power Name=Power
Clearance=0.2 Clearance=0.1
TrackWidth=0.5 TrackWidth=0.8
ViaDiameter=0.8 ViaDiameter=1
ViaDrill=0.4 ViaDrill=0.5
uViaDiameter=0.3 uViaDiameter=0.3
uViaDrill=0.1 uViaDrill=0.1
dPairWidth=0.2 dPairWidth=0.2

Binary file not shown.