Gregor Riepl
|
7f742b2021
|
Added module library
Fixed up schema with new part names
Partial PCB redesign, incorporated schematic changes and errata
Made PCB slightly smaller
|
2015-04-05 13:57:04 +02:00 |
|
Gregor Riepl
|
2927c833ac
|
Updated schematic revision and copyright
|
2015-04-03 18:15:04 +02:00 |
|
Gregor Riepl
|
78d82c87f2
|
Fixed banknote scanner connector erratum, short circuit on power lines
|
2015-04-03 18:12:38 +02:00 |
|
Gregor Riepl
|
3928ebaa2f
|
Added component library
Updated conmponents in schematic
Changed resistors and capacitors to standard symbol
|
2015-04-03 18:09:41 +02:00 |
|
Gregor Riepl
|
cc1b0d047e
|
Added ATmega128A data sheet
Removed ATmega644P data sheet
|
2015-04-03 17:25:49 +02:00 |
|
Gregor Riepl
|
22a74a50ad
|
Updated large DB9 socket PCB with errata from schema
|
2015-04-03 17:04:03 +02:00 |
|
Gregor Riepl
|
95062eae05
|
Added global KiCad project
|
2015-04-03 00:20:38 +02:00 |
|
Gregor Riepl
|
d4c9c1d18b
|
Added netlists to gitignore
|
2015-04-02 18:20:28 +02:00 |
|
Gregor Riepl
|
6db273f22e
|
Fixed a number of errata in first control board revision
Swapped USB B port D+ and D- lines
Swapped UART0 RX and TX lines
Changed resistor values
Added UART0 RX and TX LEDs
Conntected USB sleep control line
|
2015-04-02 18:17:12 +02:00 |
|
Gregor Riepl
|
7781096ae9
|
Unified silk screen text sizes, fixed and relocated some text
|
2015-04-02 18:00:14 +02:00 |
|
Gregor Riepl
|
3a3f3f5903
|
Added board layout for smaller DB9 sockets
|
2015-04-02 17:56:51 +02:00 |
|
Gregor Riepl
|
d71b00987a
|
Added redesigned control board schema and PCB layout
|
2015-04-02 17:54:58 +02:00 |
|
Gregor Riepl
|
5b853b0afe
|
Added KiCad library cache with missing parts
|
2015-04-01 19:31:37 +02:00 |
|
Gregor Riepl
|
7c575ed3a7
|
Added datasheet URL for BT136 Triac (NXP)
|
2015-04-01 19:28:36 +02:00 |
|
Gregor Riepl
|
4486863bac
|
Added zero crossing detector circuit simulation graph
|
2015-04-01 18:12:08 +02:00 |
|
Gregor Riepl
|
e73818636d
|
Added datasheet URL for ATmega644P MCU
|
2015-04-01 18:09:51 +02:00 |
|
Gregor Riepl
|
8b5b5d5288
|
Updated schema with more complete circuit
|
2015-04-01 18:04:20 +02:00 |
|
Gregor Riepl
|
c8b8e5105b
|
First prototype all-in-one schema
|
2015-04-01 18:03:04 +02:00 |
|