Gregor Riepl
|
b814979dab
|
CE should depend on phi2
|
2024-03-06 23:56:51 +01:00 |
|
Gregor Riepl
|
1a9320a034
|
Add test points, reorder reset header
|
2024-03-02 23:58:15 +01:00 |
|
Gregor Riepl
|
68d7e86e99
|
Layout
|
2024-02-08 01:33:47 +01:00 |
|
Gregor Riepl
|
aab0e2b974
|
Added pulse generator to WR pin
|
2024-02-08 01:32:12 +01:00 |
|
Gregor Riepl
|
5dbada7773
|
Add measurements and comment about connectors
|
2023-11-12 22:06:23 +01:00 |
|
Gregor Riepl
|
30086b7cfd
|
Update sheet versions
|
2023-11-12 21:53:52 +01:00 |
|
Gregor Riepl
|
01487a4c75
|
Correct pinout for PET mem interface
|
2023-11-12 21:51:37 +01:00 |
|
Gregor Riepl
|
01de5ae605
|
Ignore plot output
|
2023-11-12 21:51:13 +01:00 |
|
Gregor Riepl
|
286b80476c
|
Enlarged vias for cnc production
|
2023-10-17 23:43:20 +02:00 |
|
Gregor Riepl
|
5cb86b57ba
|
Reposition silk screen
|
2023-10-17 23:01:18 +02:00 |
|
Gregor Riepl
|
b484a0842c
|
Add sheet descriptions, make some vias more accessible
|
2023-10-13 21:22:23 +02:00 |
|
Gregor Riepl
|
22778fce4f
|
Designate power connector same as on main board
|
2023-10-13 14:08:04 +02:00 |
|
Gregor Riepl
|
e20ca7fe49
|
Add 5V regulator
|
2023-10-13 14:04:56 +02:00 |
|
Gregor Riepl
|
5f8c386c82
|
Gate out A15
|
2023-10-13 11:53:55 +02:00 |
|
Gregor Riepl
|
adcadc5eec
|
Relayout to reduce crossing
|
2023-10-13 11:04:36 +02:00 |
|
Gregor Riepl
|
741f704ef9
|
Initial checkin
|
2023-10-13 09:27:04 +02:00 |
|