Gregor Riepl
|
5508e77589
|
Add example basic prg
|
2022-08-20 20:26:02 +02:00 |
|
Gregor Riepl
|
71d7461031
|
Fix readme format
|
2022-08-20 18:49:50 +02:00 |
|
Gregor Riepl
|
c9bc6b9207
|
Describe driver interface in readme
|
2022-08-20 18:29:20 +02:00 |
|
Gregor Riepl
|
c5a211a8f0
|
Reconfig memory
|
2022-08-20 17:37:42 +02:00 |
|
Gregor Riepl
|
523c4c6dea
|
Implement RX
|
2022-08-20 11:11:47 +02:00 |
|
Gregor Riepl
|
14cff310b7
|
Custom memory config
|
2022-08-19 22:38:18 +02:00 |
|
Gregor Riepl
|
83cfce2960
|
Use VIA T2, implment output
|
2022-08-19 15:03:38 +02:00 |
|
Gregor Riepl
|
4a6e099f5f
|
Added base driver code without bit transfer
|
2022-08-13 20:45:08 +02:00 |
|
Gregor Riepl
|
3f3403eaa3
|
Ignore built files
|
2022-08-13 20:44:41 +02:00 |
|
Gregor Riepl
|
55962c187b
|
Describe RS232 signal
|
2022-08-13 20:43:52 +02:00 |
|
Gregor Riepl
|
14a7a09438
|
Added mounting holes
|
2022-08-13 20:43:40 +02:00 |
|
Gregor Riepl
|
c2c2e50f79
|
Reorganize routing
|
2022-07-25 23:59:44 +02:00 |
|
Gregor Riepl
|
88a009d44e
|
Route everything through the inverters for buffering
|
2022-07-24 22:57:11 +02:00 |
|
Gregor Riepl
|
f5142090f9
|
Added cassette #2 pins
|
2022-07-24 22:56:44 +02:00 |
|
Gregor Riepl
|
5e7c5b1bc9
|
Added link to programming info
|
2022-07-21 22:42:22 +02:00 |
|
Gregor Riepl
|
445f343a45
|
Added circuit with inverters
|
2022-07-21 22:36:35 +02:00 |
|